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ABSTRACT
We propose a new instruction (FPADDRE) that computes
the round-off error in floating-point addition. We explain
how this instruction benefits high-precision arithmetic opera-
tions in applications where double precision is not sufficient.
Performance estimates on Intel Haswell, Intel Skylake, and
AMD Steamroller processors, as well as Intel Knights Corner
co-processor, demonstrate that such an instruction would
improve the latency of double-double addition by up to 55%
and increase double-double addition throughput by up to
103%, with smaller, but non-negligible benefits for double-
double multiplication. The new instruction delivers up to
2× speedups on three benchmarks that use high-precision
floating-point arithmetic: double-double matrix-matrix mul-
tiplication, compensated dot product, and polynomial evalu-
ation via the compensated Horner scheme.
1. INTRODUCTION
High-precision floating-point computations are rep-
resented by three kinds of algorithms: packed quadruple pre-
cision arithmetic, multi-word arithmetics like double-double,
and compensated algorithms. Quadruple precision arith-
metic is implemented either in rare hardware [5] or through
integer operations in software (the orange bars in Fig. 1).
Double-double arithmetic (the blue bars in Fig. 1) is imple-
mented in software and extends precision, but not range, by
representing a number as the unevaluated sum of a pair of
double-precision values (or more for triple-double, etc.). Each
double-double operation uses multiple double-precision oper-
ations to evaluate and renormalize the result. Compensated
algorithms essentially inline the double-double operations
and remove unnecessary intermediate normalizations for per-
formance. This research advocates for a new instruction to
greatly optimize (the green bars in Fig. 1) the latter variants,
double-double arithmetic, and compensated algorithms.
These arithmetics have been known for decades, but un-
til recently they remained a rarely used hack of interest
mostly to researchers in numerical computing. However, two
recent trends suggest that high-precision floating-point arith-
metics will become mainstream in the next decade. First,
the wide availability of fused multiply-add (FMA) instruc-
tions on general-purpose hardware tremendously improves
the performance of double-double operations and compen-
sated algorithms. Secondly, new application requirements are
making extended precision important for a wider audience:
• Numerical reproducibility is an important issue
on modern systems. First, with multiple separately
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Figure 1: Latency of floating-point addition operation with
double-precision, double-double, and quad-precision floating-
point formats
clocked cores and non-uniform memory access it be-
comes inefficient to statically distribute work across
many threads. Nondeterministic thread scheduling
techniques, like work-stealing, help to exploit all avail-
able thread-level parallelism, but they also makes the
result of floating-point summations dependent on ran-
dom scheduling events, and thus non-reproducible. Sec-
ondly, variations in SIMD- and instruction-level paral-
lelism across CPU and GPU architectures introduces
similar numerical reproducibility issues across different
platforms. Computing intermediate results to extra
precision can reduce reproducibility issues, and a slight
modification to inner loops provides portable, accurate,
and reproducible linear algebra based on double-double
arithmetic [4].
• The 2008 revision of IEEE-754 floating-point arith-
metic standard recommends that mathematical func-
tions, such as logarithms or arcsine, should be correctly
rounded, i.e. accurate to the last bit. To satisfy this
accuracy requirement, implementations need to use
high-precision computations internally.
• The number of scientific computing applications
1
ar
X
iv
:1
60
3.
00
49
1v
1 
 [c
s.N
A]
  1
 M
ar 
20
16
that need more than double-precision arithmetic is
increasing. David Bailey’s review of high-precision
floating-point arithmetic from 2005 lists 8 areas of sci-
ence that use high-precision arithmetic [1], whereas his
2014 presentation has expanded the list to 12 areas [2].
2. ERROR-FREE TRANSFORMATIONS
Error-free transformations are the workhorses of both
double-double arithmetic and compensated algorithms. Error-
free addition represents the sum of two floating-point values
a + b as s + e where s is the result of floating-point addition
instruction and e is its round-off error. Similarly, error-free
multiplication represents the product of two floating-point
values a · b as p+ e where p is the result of floating-point mul-
tiplication instructions and e is the multiplication round-off
error.
The multiplication round-off error can be computed with
only one FMA instruction. However, computing the round-off
error of addition in general requires 5 floating-point addition
or subtraction instructions. In a special case when operands
are ordered by magnitude, the round-off error can be com-
puted with 2 floating-point instructions. Algorithms 1 and 2
illustrate the operations in the error-free addition for the
general and the special cases.
Algorithm 1 Error-free addition algorithm for the general
case. The algorithm is due to Knuth [7], but the listing below
follows the notation of Theorem 7 from Shewchuk [9].
function Error-Free-Add-General(a, b)
sum← FPADD(a, b)
bvirtual ← FPADD(sum,−a)
avirtual ← FPADD(sum,−bvirtual)
broundoff ← FPADD(b,−bvirtual)
aroundoff ← FPADD(a,−avirtual)
error ← FPADD(aroundoff , broundoff )
return sum, error
end function
Algorithm 2 Error-free addition algorithm for the special
case when |a| ≥ |b|. The algorithm is due to Dekker [3], but
the listing below follows the notation of Theorem 6 from
Shewchuk [9].
function Error-Free-Add-Special(a, b)
sum← FPADD(a, b)
bvirtual ← FPADD(sum,−a)
error ← FPADD(b,−bvirtual)
return sum, error
end function
2.1 FPADDRE Instruction
We propose a new instruction, Floating-Point Addi-
tion Round-off Error (FPADDRE), that complements
floating-point addition instruction (FPADD), and makes pos-
sible to compute error-free addition in just two instructions,
as demonstrated in Alg. 3.
The floating-point addition (FPADD) instruction computes
the sum of two floating-point numbers and then rounds the
result to the nearest floating-point number, losing informa-
tion in the last bits of the sum. The proposed FPADDRE
instruction performs a similar operation but returns the last,
Algorithm 3 Error-free addition algorithm in the general
case using the proposed FPADDRE instruction. Note that
the two operations in the algorithm are independent of each
other, and could be computed in parallel.
function Error-Free-Add-With-FPADDRE(a, b)
sum← FPADD(a, b)
error ← FPADDRE(a, b)
return sum, error
end function
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Figure 2: Schema of FPADD and FPADDRE operations
(the case of operands with the same sign and overlapping
mantissas). The operations differ only in two aspects: addi-
tion or subtraction of a sticky bit and the bits copied to the
resulting mantissa.
normally wasted, bits of the sum. Figure 2 illustrates the sim-
ilarities and differencies of the two operations. FPADDRE
differs only slightly from addition and could reuse its circuits
in a hardware implementation. Besides replacing 5 FPADD
operations, FPADDRE additionally improves the latency of
error-free transformation by breaking the dependency chain
between the addition result and the round-off error.
Algorithm 4 Error-free addition algorithm in the general
case using the FPADD3 instruction, suggested by Ogita et
al. [8] Note that the two operations in the algorithm form a
dependency chain and cannot be computed in parallel.
function Error-Free-Add-With-FPADD3(a, b)
sum← FPADD(a, b)
error ← FPADD3(a, b,−sum)
return sum, error
end function
Ogita et al. proposed the FPADD3 instruction, which adds
three floating-point values without intermediate rounding [8].
Algorithm 4 shows that with an FPADD3 instruction, it
would be possible to compute the addition round-off error
with one instruction, albeit with a dependency on the FPADD
result. Unfortunately, no general-purpose CPU or GPU
implements the FPADD3 operation. One reason may be
that a fast hardware implementation of FPADD3 would
require considering 4 overlapping options for the three inputs,
compared to just 2 overlapping cases in regular addition.
The suggested FPADDRE instruction does not share this
drawback.
Table 1 summarizes the performance characteristics of the
four versions of an error-free addition algorithm. It shows
2
Error-Free Addition Instructions Latency slots
General case 6 5
Special case (|a| ≥ |b|) 3 3
With FPADDRE 2 1
With FPADD3 2 2
Table 1: Performance characteristics of error-free addition
algorithm in different implementations.
that an FPADDRE instruction enables the most performant
implementation.
3. PERFORMANCE SIMULATION
We evaluate the speedups achievable with hardware FPAD-
DRE implementations on three recent x86-64 processor mi-
croarchitectures from Intel and AMD as well as on the Intel
Xeon Phi co-processor based on the Knights Corner microar-
chitecture. Table 2 details the benchmarking platforms. We
evaluated all processors in single-thread mode, which can
be suboptimal for absolute performance; however, we have
no reasons to expect that it leads to systematic errors in
estimation of speedups due to FPADDRE instruction. Be-
cause FPADDRE is similar to floating-point addition, we
assume that a hardware implementation would exhibit the
same performance characteristics as floating-point addition.
We implemented several high-precision floating-point bench-
marks in C with intrinsics and ran two sets of tests. In the
first set, all operations were implemented with the default
instruction set of the respective architectures. In the sec-
ond set of tests, we simulated a FPADDRE instruction by
replacing it with an instruction that has the same perfor-
mance characteristics as floating-point addition. On AMD
Steamroller we simulated fpaddre(a, b) as fma(a, a, b)
and on other architectures we replaced it with min(a, b).
Of course, such substitutions may lead to incorrect numerical
results, but the incorrect results do not affect the control
flow of the benchmarks.
3.1 Microbenchmarks
In this set of benchmarks, we measured the effect of
FPADDRE instruction on the performance characteristics of
double-double addition and multiplication operations. The
double-double addition involves 2 general-case error-free ad-
ditions and 2 special-case error-free additions, and benefits
from FPADDRE the most. The double-double multiplica-
tion involves only one special-case error-free addition, but
nonetheless exhibits some speedup from FPADDRE.
Each microbenchmark was replicated 1000 times, with the
best performance reported. We observed negligible variation
in reported performance across independent runs.
Figure 3 shows the reduction of latency due to FPADDRE
for double-double addition and multiplication. In this bench-
mark, we measured the time to add or multiply all elements
of a double-double array that fits in the L1 cache.
Figure 4 shows how FPADDRE instruction improves through-
put of double-double addition and multiplication. In this
benchmark, we measured the time to add or multipliply a
double-double array with a double-double constant. In this
case, the operations on different array elements are indepen-
dent and can be performed in parallel. The array size was
selected to fit into the L1 cache.
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Figure 3: Reduction of latency of double-double addition
and multiplication due to FPADDRE instruction
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Figure 4: Throughput improvement of double-double addi-
tion and multiplication due to FPADDRE instruction
3.2 Applications
Beyond low-level microbenchmarks, we also profiled three
kernels that arise in important applications of high-precision
arithmetic: polynomial evaluation with the compensated
Horner scheme, compensated dot product, and double-double
matrix multiplication. Each application benchmark was
repeated at least 1000 times, and we report the median
performance across runs.
The compensated Horner scheme evaluates polynomial
with double-precision coefficients in approximately double-
double intermediate precision [6]. This algorithm is useful
in correctly-rounded implementations of mathematical func-
tions. Figure 5 shows that a FPADDRE instruction reduces
the latency of 15-degree polynomial evaluation by 13%−29%
for the microarchitectures considered.
The compensated dot product algorithm computes the
dot product of double-precision vectors in approximately
double-double internal precision [8]. The extra precision
helps reproducibility on large data sets. For the benchmark,
we implemented dot product and compensated dot product
algorithms using SIMD intrinsics and unrolled the main loop
by factors of 1 to 8. Figure 6 shows the performance of
the dot product algorithms with the most performant unroll
factors for each microarchitecture, algorithm, and array size.
When the arrays fit into the L1 cache, the compensated dot
product algorithm is compute-bound, and the FPADDRE in-
struction increases performance by 66%, 95%, 93%, and 29%
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Figure 6: Dot product and compensated dot product performance with standard ISA and with FPADDRE instruction
on Intel Skylake, Intel Haswell, AMD Steamroller, and Intel
Knights Corner, respectively. One additional instruction per
operand guarantees reproducibility in summation [4], so fully
reproducible dot products should see similar performance
improvements.
Matrix-matrix multiplication is a basic building block
for computational linear algebra algorithms. Recently, van
Zee and van de Geijn showed that state-of-the-art high-
performance implementations of matrix-matrix multiplica-
tion can be written mostly in portable high-level code, with
only the small inner kernels using target-specific intrinsics or
assembly [10]. For another benchmark, we implemented
the inner kernel of general matrix-matrix multiplication
(DDGEMM), where inputs, outputs and intermediate val-
ues are stored in double-double format. Typically, this inner
kernel is responsible for over 90% of compute time in a matrix-
matrix multiplication. We considered inner kernels with mul-
tiple register blocking parameters and selected the parameters
that deliver the best performance for each microarchitecture.
Figure 7 characterises the speedups in the matrix multiplica-
tion when the instruction set is enriched with FPADDRE, and
Table 3 characterises absolute performance of double-double
matrix multipication micro-kernel (DDGEMM) in double-
double MFLOPS and compares it to double-precision ma-
trix multiplication (DGEMM) in double-precision MFLOPS.
DGEMM performance is measured on production-quality
libraries with 4096× 4096 matrices; the DDGEMM perfor-
mance numbers are for the micro-kernel only and ignore the
overhead of repacking the matrices and boundary effects.
The data in Table 3 demonstrates that double-double matrix
multiplication is presently 35− 69× slower than in double-
precision, and thus FPADDRE-provided acceleration is very
welcome.
4. FPMULRE INSTRUCTION
An error-free multiplication transformation represents the
product of two floating-point values a·b as p+e, where p is the
result of the floating-point multiplication instruction and e
is the multiplication round-off error. Most modern hardware
platforms implement fused multiply-add (FMA) instructions,
which permit computation of error-free multiplication with
just two instructions, as illustrated in Alg. 5.
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Figure 7: Double-double matrix multiplication acceleration
with FPADDRE instruction
Nonetheless, a case can be made for an instruction sim-
ilar to FPADDRE, but for multiplication. We would call
this instruction Floating-Point Multiplication Round-off Er-
ror (FPMULRE). FPMULRE would directly compute the
round-off error of multiplication operations; the operation is
similar to floating-point multiplication and could share hard-
ware circuits with it. FPMULRE would benefit error-free
multiplications in two ways. First, it would allow computa-
tion of both outputs of error-free multiplication in parallel,
thereby reducing its latency. Algorithm 6 illustrates this
point. Secondly, FPMULRE is simpler than fused multiply-
add, and its implementation can be more energy-efficient
than an FMA’s implementation. As FPMULRE replaces
FMA in the error-free multiplication, it could result in bet-
ter energy efficiency of this transformation and higher-level
high-precision operations.
5. CONCLUSIONS
High-precision floating-point arithmetic is about to be-
come a common computing technique. This claim moti-
Algorithm 5 Error-free multiplication algorithm using the
FMA instruction. The two operations in the algorithm form
a dependency chain and cannot be computed in parallel.
function Error-Free-Mul-With-FMA(a, b)
product← FPMUL(a, b)
error ← FMA(a, b,−product)
return product, error
end function
Algorithm 6 Error-free multiplication algorithm using the
proposed FPMULRE instruction. Note that the two oper-
ations in the algorithm are independent of each other and
can be computed in parallel.
function Error-Free-Mul-With-FPMULRE(a, b)
product← FPMUL(a, b)
error ← FPMULRE(a, b)
return product, error
end function
vates our proposed Floating-Point Addition Round-off Error
(FPADDRE), which can accelerate error-free addition and
algorithms based on error-free transformations, including
double-double arithmetics, compensated Horner scheme, com-
pensated dot product, and compensated summation. Our
performance simulations suggest that if FPADDRE were im-
plemented in recent processors and co-processors, we would
observe a 13%− 29% reduction in latency of compensated
Horner scheme, up to 29% − 95% performance increase in
compensated dot product, and 28%−93% speedup in double-
double matrix multiplication. The same idea could be trans-
lated to multiplication, where a Floating-Point Multiplication
Round-off Error (FPMULRE) would improve latency and
energy efficiency of error-free multiplication.
To facilitate and encourage further research on these ideas
we released the source code for the implemented algorithms
and simulations on www.GitHub.com/Maratyszcza/FPplus.
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Processor Intel Core i7-6700K Intel Core i7-4700K AMD A10-7850K Intel Xeon Phi SE10P
Microarchitecture Skylake Haswell Steamroller Knights Corner
Frequency 4.0 GHz 3.5 GHz 3.7 GHz 1.1 GHz
L1D Cache 32K 32K 16K 32K
L2 Cache 256K 256K 2M 512K
L3 Cache 8M 8M None None
SIMD width (double) 4 4 4 8
SIMD ADD issue ports P0 or P1 P0 P0 and P1 VALU
SIMD MUL issue ports P0 or P1 P0 or P1 P0 and P1 VALU
SIMD FMA issue ports P0 or P1 P0 or P1 P0 and P1 VALU
FP ADD latency 4 3 5 4
FP MUL latency 4 5 5 4
FP FMA latency 4 5 5 4
Compiler gcc 5.2.1 gcc 5.2.1 gcc 5.2.1 icc 15.0.0
Optimization flags -O3 -mavx2 -mfma -O3 -mcore-avx2 -O3 -march=bdver3 -O3 -mmic
Floating-point flags -ffp-contract=off -ffp-contract=off -ffp-contract=off -fp-model precise -no-fma
Table 2: Processors and co-processor used in performance evaluation
Operation Intel Skylake Intel Haswell AMD Steamroller Intel Knights Corner
DDGEMM 1732 (≈ 1/37 DP) 1199 (≈ 1/45 DP) 743 (≈ 1/25 DP) 255 (≈ 1/17 DP)
DDGEMM with FPADDRE 3344 (≈ 1/19 DP) 2283 (≈ 1/24 DP) 1370 (≈ 1/19 DP) 326 (≈ 1/14 DP)
DGEMM 63603 (MKL) 51409 (MKL) 25869 (OpenBLAS) 4439 (MKL)
Table 3: Performance (in MFLOPS) of general matrix-matrix multiplication on the four benchmarked microarchitectures
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